Regviz

Espressif Systems /ESP32-S2-ULP /RTC_I2C /INT_ENA

Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text

Interpret as INT_ENA

Share

Cut and paste this URL to share the unmodified register and value:

https://regviz.com/r/Espressif Systems/ESP32-S2-ULP/RTC_I2C/INT_ENA#0x0

31 2827 2423 2019 1615 1211 87 43 0 0 0 0 0 0 0 0 00 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 (SLAVE_TRAN_COMP_INT_ENA)SLAVE_TRAN_COMP_INT_ENA 0 (ARBITRATION_LOST_INT_ENA)ARBITRATION_LOST_INT_ENA 0 (MASTER_TRAN_COMP_INT_ENA)MASTER_TRAN_COMP_INT_ENA 0 (TRANS_COMPLETE_INT_ENA)TRANS_COMPLETE_INT_ENA 0 (TIME_OUT_INT_ENA)TIME_OUT_INT_ENA 0 (ACK_ERR_INT_ENA)ACK_ERR_INT_ENA 0 (RX_DATA_INT_ENA)RX_DATA_INT_ENA 0 (TX_DATA_INT_ENA)TX_DATA_INT_ENA 0 (DETECT_START_INT_ENA)DETECT_START_INT_ENA

Description

Enable RTC I2C interrupt

Fields

SLAVE_TRAN_COMP_INT_ENA

RTC_I2C_SLAVE_TRAN_COMP_INT interrupt enable bit
ARBITRATION_LOST_INT_ENA

RTC_I2C_ARBITRATION_LOST_INT interrupt enable bit
MASTER_TRAN_COMP_INT_ENA

RTC_I2C_MASTER_TRAN_COMP_INT interrupt enable bit
TRANS_COMPLETE_INT_ENA

RTC_I2C_TRANS_COMPLETE_INT interrupt enable bit
TIME_OUT_INT_ENA

RTC_I2C_TIME_OUT_INT interrupt enable bit
ACK_ERR_INT_ENA

RTC_I2C_ACK_ERR_INT interrupt enable bit
RX_DATA_INT_ENA

RTC_I2C_RX_DATA_INT interrupt enable bit
TX_DATA_INT_ENA

RTC_I2C_TX_DATA_INT interrupt enable bit
DETECT_START_INT_ENA

RTC_I2C_DETECT_START_INT interrupt enable bit

Links

()

Register License

Copyright 2023 Espressif Systems (Shanghai) PTE LTD

Licensed under the Apache License, Version 2.0 (the “License”); you may not use this file except in compliance with the License. You may obtain a copy of the License at

http://www.apache.org/licenses/LICENSE-2.0

Unless required by applicable law or agreed to in writing, software distributed under the License is distributed on an “AS IS” BASIS, WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied. See the License for the specific language governing permissions and limitations under the License.

 ()

Register Reference

https://github.com/espressif/svd